Abstract: Each chip is subjected to a post-production test after fabrication. A set of test patterns is applied to filter out defective devices. The size of this test set is an important issue. Generally, large test sets increase the test costs. Therefore, test compaction techniques are applied to obtain a compact test set. The effectiveness of these technique is significantly influenced by fault ordering. This paper describes how information about hard-to-detect faults can be extracted from an untestable identification phase and be used to develop a fault ordering technique which is able to reduce the pattern counts of highly compacted test sets generated by a SAT-based dynamic test compaction approach.
Introduction
The post-production test is an important step in the manufacturing process of circuits, since this process is susceptible to flaws. A strong requirement for the chip industry is to filter out defective devices. Therefore, each fabricated chip is subjected to a test to determine whether it works correctly and contains no defects. However, the increasing complexity of today's designs leads to high test costs which are mainly caused by the excessively growing amount of test data.
There are two different approaches to reduce test data for external test equipment. The test compression scheme [1] adds compression hardware which feeds the internal scan chains and compacts the output responses. Disadvantages of this technique are the area overhead and potential fault coverage loss. On the other hand, test compaction schemes which are the main subject of this paper aim to reduce test data by reducing the number of test patterns itself. The increased design sizes and the consideration of new fault models have led to very large pattern counts. If the pattern count goes beyond a certain limit for one design, the truncation of the pattern set has become common practice. This obviously results in fault coverage loss and increases the risk that defective chips pass the test.
The test pattern set is typically created by structural ATPG algorithms which apply efficient implication techniques on gate-level netlists. By this, tests for the majority of faults can be generated very fast. Dynamic compaction techniques [2] [3] [4] [5] achieve a high compaction. However, this kind of algorithms has problems to cope with the increasing amount of hard-to-detect faults. This may result in fault coverage loss. Recently, SAT-based ATPG algorithms [6] attracted much attention [7] [8] [9] [10] . In contrast to structural approaches, SAT-based ATPG works on a Boolean formula and uses formal proof engines. Due to the advances in proof technologies, SAT-based algorithms are well suited to reliably solve hard problems. Therefore, the application of SAT-based ATPG ensures a higher fault coverage [11] . Due to the robustness of the underlying proof engine, SATbased algorithms have not only been used for classical fault models, i. e. stuck-at and transition, but also for more complex fault mechanisms or the generation of high quality tests [12] [13] [14] [15] [16] [17] .
However, early SAT-based ATPG approaches had problems to generate a compact test set. This is because, on the one hand, structural information is lost during the problem formulation. On the other hand, the number of unspecified bits is lower. Both, structural information and a high number of unspecified bits are typically leveraged by structural ATPG algorithms to achieve a high compaction. The first SAT-based dynamic compaction ap-proach was proposed in [18] . Here, necessary assignments of the fault detection path are extracted from the SAT solution for one fault and given to subsequent ATPG calls for other faults to produce a more compact test set. A different approach is presented in [19] . Here, multiple faults if one exists. If not, no test can be generated. Although being very effective in reducing pattern counts, the run time is very high, since fault groups which are not conflicting have to be determined.
Modern SAT-based ATPG approaches use the powerful solving engine for a new and broader perspective of the problem. Instead of following the classical way of targeting one fault at a time, the problem of generating a compact test set is considered as a whole. Instead of targeting faults explicitly, the approach presented in [20] encodes local fault detection constraints into the SAT instance and uses a Pseudo-Boolean Optimization (PBO) procedure to generate a test which is likely to detect more faults. By this, a highly compacted test set can be generated.
An important factor of a compact test set generation is the fault ordering. Several techniques have been proposed to arrange faults in a way that the pattern count can be improved. The fault ordering technique proposed in [21] orders hard-to-detect faults at the beginning of the fault list. However, this technique uses static testability measurements in order to identify hard-to-detect faults. A different approach is shown in [22] . Here, faults are identified whose tests detect a large number of other faults. These faults are treated first in the ATPG process. The SAT-based dynamic compaction approach [18] uses a topological ordering for compact test generation. This paper proposes a new fault ordering technique based on the identification of hard-to-detect faults. Similar to the technique proposed in [21] , hard-to-detect faults are ordered at the beginning of the fault list. In contrast, the hard-to-detect faults are not derived using static testability measurements, but extracted from a preprocessing phase.
In an ATPG environment, a pre-untestable identification phase is often conducted before the actual compact test generation. This is done to filter out untestable faults. The knowledge about untestable faults is important since these faults do not have to be considered for the computationally-intensive test compaction. Consequently, run time can often be saved. However, other information can be extracted from this phase, too. In this paper, we show how the untestable identification phase can be used to develop a fault ordering in order to obtain a more compact test set.
Preliminaries
The strength of SAT-based ATPG is the ability to reliably generate tests for hard-to-detect faults. In order to leverage the robust solving algorithms of modern SAT solvers, the problem has to be formulated as a Boolean formula in Conjunctive Normal Form (CNF). A CNF is a conjunction of clauses and a clause is a disjunction of literals. A literal is a Boolean variable in its positive ( ) or negative form ( ). The ATPG problem can be transformed into a CNF using a circuit-to-CNF transformation. A Boolean variable is assigned to each signal line in the circuit. Then, each gate is transformed into a set of clauses Φ . The conjunction of the clause sets for all gates 1 , . . . , represents the CNF for the circuit:
The circuit CNF is extended with the fault modeling for fault Φ , i. e. the faulty part of the circuit and constraints for fault activation and detection:
The CNF Φ ATPG is given to a SAT solver. Due to homogeneity of the CNF, the SAT solver is able to apply fast Boolean constraint propagation techniques and effective conflictbased learning. If the SAT solver determines that this formula is satisfiable (SAT), the fault is testable and a test can be directly extracted from the solution. If the formula is unsatisfiable, the fault is untestable.
The solution space, i. e. the set of all possible test patterns for , is defined by the formula Φ ATPG . Typically, the SAT solver returns the solution which is found first. Recent ATPG applications require a more stringent selection of the test. The timing-aware ATPG problem for instance requires that the longest path is to be sensitized. Therefore, optimization procedures are applied to select not only one arbitrary test but a test which is optimized for a certain aspect, e. g. path length. Here, the problem formulation is extended by an arithmetic SAT encoding [13] or an optimization function [17] . The additional target ATPG procedure is given in Algorithm 1. The initial fault list consists of all faults in the circuit. As a first optional step, a fast untestable identification process is started. Here, each fault is classified as testable or untestable. This seems to be an overhead at first sight. However, the knowledge about untestable faults can be leveraged in the actual compaction phase to save run time. After that, all untestable faults are removed from the fault list.
Dynamic test compaction
Then, the additional target loop is started. Here, two different ATPG tasks are performed. At first, a yet undetected fault prim (primary fault) is taken from the fault list and classical ATPG is started. After a test has been generated for fault prim , the assignments of the input bits are extracted from the test. Then, a secondary fault add is selected and the additional target ATPG is started to generate a test for add . The additional target ATPG differs from the primary target ATPG. Here, the search space is restricted by the constraints given by . That means, the additional target ATPG is only able to generate a test by specifying the -values in . If a test can be generated, the constraints are updated by the newly specified bits and another additional target fault is selected. The procedure stops if all yet undetected faults have been examined. The advantage of the untestable fault identification becomes clear in the additional target loop. If a fault is untestable (but not known), this fault is targeted in each additional target loop and will never be detected. This results in significant run time overhead.
After the additional target ATPG has been finished, the resulting test is fault simulated and all faults detected by are removed from the fault list. The effectiveness of the additional target loop depends on several aspects. On the one hand, the number of unspecified bits ( ) is of high importance. The more bits are specified, the more constraints exist for additional fault detection. Therefore, a higher number of unspecified bits leads generally to a better compaction. Furthermore, the fault ordering of the additional target faults is important. The likeliness of fault detection is higher for those faults which are selected early in the loop, since the search space will be more restricted with each additionally detected fault.
A drawback of SAT-based ATPG is the overspecification of tests. Typically, solutions provided by SAT solvers are fully specified. However, this includes the circuit part relevant for fault excitation and detection only. Nonetheless, the total number of specified bits is very high. The approach in [24] applies a test relaxation technique to reduce the number of specified bits. By this, the compactness of the tests, i. e. the number of unspecified bits, can be increased. The approach in [18] introduces a different technique. Here, instead of extracting the input bits from the solution, the necessary assignments on the internal circuit lines of the fault excitation and detection path are determined. This leaves more freedom to assign values for subsequent faults.
A recent work [20] follows a different approach. Instead of substituting specified bits by -values, the prob-lem formulation is extended by local fault detection constraints for undetected faults. This problem formulation is able to detect whether faults are detected and propagated locally, i. e. no additional faults are targeted explicitly. A SAT-based optimization procedure is applied in order to generate a test which maximizes the local fault detection.
Although no other fault is explicitly targeted, the optimization procedure is able to generate an assignment for the internal circuit lines which is suitable to detect many other faults as well since possible detection paths are not blocked. A weakness of this formulation is that reconvergences, which are obviously not local, are not considered. Therefore, faults, which cannot be detected easily because of reconvergences, might not be covered by the generated tests. The following section proposes a new fault ordering technique for the additional target loop which accounts for hard-to-detect faults.
Fault ordering heuristic
In this section, we propose a new fault ordering heuristic which is applied in the SAT-based dynamic test compaction approach [20] . The proposed ordering technique leverages information extracted from the untestable identification phase. The proposed technique is based on the following observations: -Easy-to-detect faults are usually detected early in the ATPG phase by simulation. The search space for these faults contains many solutions. -The additional target loop adds further constraints with each further detected fault. This means that faults, which are targeted at the end of the additional target loop, have to cope with a highly restricted search space. -The primary test generation using the approach from [20] generates a test pattern with a lower number of unspecified bits than classical ATPG since assignments are used to establish non-blocking paths. This results in a more restricted search space at the beginning of the additional target loop.
Following these observations, the goal is to develop a fault ordering technique which orders hard-to-detect faults at the beginning and easy-to-detect faults at the end of the fault list. By this, hard-to-detect faults are targeted in the beginning of the additional target loop. Here, the search space is less restricted and it is more likely that a test detecting hard-to-detect faults is generated.
However, determining whether a fault is hard-todetect or easy-to-detect is not obvious. Signal probabilities or testability measures like SCOAP [25] are often used to judge the hardness to justify or propagate a certain fault [21] . However, these measurements are based on a static analysis of the structure and do not account for conflicts or reconvergences. Conflicts caused by reconvergences are a major reason for faults being hard-to-detect.
1) Untestable identification phase
Therefore, we propose to use the untestable identification phase as a source of information for determining the hardness of the faults. The untestable identification phase is a "simple" ATPG phase which works in the following way:¹ 1. Generate an initial random fault ordering. 2. Pick an undetected fault . 3. Perform classical ATPG for fault resulting in test or in marked as untestable. 4. Fault simulate (if exists) and mark all detected faults as testable. 5. Go to 2.
As described above, test relaxation techniques are typically used to reduce the number of specified bits for SATbased ATPG approaches. However, in this phase, no test relaxation is used and the unspecified bits of the generated test are filled with random values to detect more faults during fault simulation.
2) Initial ordering
In the following, the new fault ordering procedure is described based on the information extracted from the untestable identification phase. The procedure consists of an initial ordering and a refinement phase. Additionally, fault dominance relationships are leveraged. The initial ordering is described first.
Generally, a fault which is detected late in the untestable identification phase is considered to be harder to detect than a fault that is detected very early. By this, a simple test ordering 1 < 2 < . . . < can be derived. Let the tests 1 , 2 , . . . , be generated in chronological order, i. e. was generated before iff < . We assign each fault detected by test the value ( ) = , e. g. if test 7 detects , ( ) = 7. If a fault is detected by multiple tests, the value of the first test is used. The faults 1 , . . . , are then initially ordered in reverse order to their detection, If < then ( ) ≥ ( ) holds. That means, faults detected late can be found at the beginning of the fault list.
3) Refinement by number of fault detections
In order to mitigate random effects in the initial ordering, a refinement step is conducted. As a second parameter, the number of detections is taken into account. Often, a fault is not detected by one single test, but by multiple tests. Faults which are detected by a large number of tests can be taken as easy-to-detect faults. Therefore, a counter is used for each fault which counts the number of detections during the untestable identification phase. If the value of the counter exceeds a certain limit for fault , the corresponding value ( ) is decreased. By this, faults detected late in the preprocessing step but more often, are relocated towards the end of the fault list. In contrast, a hard-todetect fault detected early by chance, e. g. due to the initial random order, moves towards the beginning of the list.
A slight run time overhead is caused by this ordering technique, since fault simulation has to be carried out for each fault in the untestable identification phase. Normally, once a fault is detected, it will be dropped from the fault list to save run time.
4) Leveraging fault dominance relationships
During fault simulation, a test pattern is simulated and all detected faults are marked. This can be done by either checking for a complete detection path or by evaluating local fault dominance relationships. A fault 1 is said to dominate another fault 2 if all tests which detect 2 also detect 1 . All faults which are dominated by another fault can be ordered to the end of the fault list, i. e. ( ) = 0 holds for a dominated fault . In an ideal test environment, dominated faults can be removed from the fault list since they will be detected by their dominating faults. However, if there is test coverage loss and the ATPG approach is not able to generate tests for certain faults, their dominated faults have to be explicitly targeted.
Experimental results
This section presents experimental results for the proposed fault ordering technique. The technique was implemented as an extension of the effective SAT-based dynamic test compaction technique presented in [20] . The experiments were carried out on an Intel Core i5-3320M processor (2.6 Ghz, 8 GByte RAM, GNU/Linux). The pseudo-Boolean solver clasp [26] was used as SAT/PBO solver and the IS-CAS'89 circuits were used as benchmarks.
The experiments were conducted for two different fault models: the stuck-at fault model and the transition fault model. For the transition fault model, Launch-OnCapture (LOC) tests were generated. Furthermore, primary inputs were restricted not to change their values during the capture cycle as it is common in industrial practice. The results, i. e. the pattern counts, are furthermore compared to a commercial ATPG tool used in industrial practice. First of all, the comparison of the commercial tool and the topological fault ordering shows that the SAT-based dynamic test compaction is able to produce a highly compacted test set. The pattern counts are significantly lower than those of the commercial tool. This applies for stuck-at as well as transition faults. Next, we will compare the results of the topological fault ordering and the results of the proposed HTD fault ordering. As expected, the run time of the proposed ordering technique is slightly higher in most cases.
The results concerning the pattern counts are twofold. For the smaller circuits, the pattern count is often higher using the proposed ordering technique. On the contrary, when larger circuits are targeted, the already highly compacted test sets can be further reduced by the proposed ordering technique for most circuits (except s35932). The highest reduction for stuck-at faults can be achieved for s38584. Here, 21% less patterns are needed. Concerning transition faults, the highest reduction is 15% for s15850.
The difference between small and large circuits can be explained by the increasing number of hard-to-detect faults in larger circuits. The fault ordering technique has been developed in order to account for hard-to-detect faults. Therefore, the proposed approach is more effective for larger circuits. 
